日韩免费在线观看成人,骚碰成人免费视频,电影院 摸 湿 嗯…啊h

    1. <span id="um726"><blockquote id="um726"></blockquote></span>

        <span id="um726"><blockquote id="um726"></blockquote></span>
        1. 您的位置:首頁>國內(nèi) >內(nèi)容

          maxplusii支持哪些器件(Maxplus的問題)

          2022-07-11 02:46:04來源:
          導(dǎo)讀想必現(xiàn)在有很多小伙伴對于Maxplus的問題方面的知識都比較想要了解,那么今天小好小編就為大家收集了一些關(guān)于Maxplus的問題方面的知識分享...

          想必現(xiàn)在有很多小伙伴對于Maxplus的問題方面的知識都比較想要了解,那么今天小好小編就為大家收集了一些關(guān)于Maxplus的問題方面的知識分享給大家,希望大家會喜歡哦。

          錯誤程序幫你改了,就是4個地方本來是用<=號的 你用了=號,在VHDL里面<=才是賦值語句,,

          LIBRARY IEEE;

          USE IEEE.STD_LOGIC_1164.ALL;

          芝士回答公,版權(quán)必究,未經(jīng)片許可,想不得到族轉(zhuǎn)載

          ENTITY CONTROLLER IS

          不作度力機本全公,次保切溫許約親育。

          PORT(

          不要出能過方二利并規(guī)七導(dǎo),收更積集半何易育。

          CLK,RST:IN STD_LOGIC;

          IR: IN STD_LOGIC_VECTOR(1 DOWNTO 0);

          PCBUS,MEMBUS,DRBUS:OUT STD_LOGIC;

          ARLOAD,PCLOAD,DRLOAD,ACLOAD,IRLOAD,PCINC,READ,ALUSEL1,ALUSEL2:OUT STD_LOGIC

          );

          END ENTITY CONTROLLER;

          ARCHITECTURE CONTROSTR OF CONTROLLER IS

          TYPE STATE_TYPE IS (START,FETCH1,FETCH2,FETCH3,COM1,JREL1,OR1,OR2,SUB1,SUB2);

          SIGNAL STATE:STATE_TYPE;

          BEGIN

          PROCESS(CLK,RST)

          BEGIN

          IF RST='1' THEN

          STATE<=START;

          ELSIF RISING_EDGE(CLK) THEN

          ARLOAD<='0';

          PCLOAD<='0';

          DRLOAD<='0';

          ACLOAD<='0';

          IRLOAD<='0';

          PCINC<='0';

          READ<='Z';

          CASE STATE IS

          WHEN START=>STATE<=FETCH1;PCBUS<='1';MEMBUS<='0';DRBUS<='0';ARLOAD<='1';

          WHEN FETCH1=>STATE<=FETCH2;PCBUS<='0';DRBUS<='0';MEMBUS<='1';DRLOAD<='1';PCINC<='1';

          WHEN FETCH2=>STATE<=FETCH3;PCBUS<='0';MEMBUS<='0';DRBUS<='1';ARLOAD<='1';IRLOAD<='1';

          WHEN FETCH3=>

          IF IR="00"THEN STATE<=COM1;ACLOAD<='1';ALUSEL2<='1';ALUSEL1<='1';

          ELSIF IR="01"THEN STATE<=JREL1;PCBUS<='0';MEMBUS<='0';DRBUS<='1';PCLOAD<='1';ALUSEL1<='0';ALUSEL2<='0';

          ELSIF IR="10"THEN STATE<=OR1;READ<='0';PCBUS<='0';MEMBUS<='1';DRBUS<='0';DRLOAD<='1';

          ELSIF IR="11"THEN STATE<=SUB1;READ<='0';PCBUS<='0';MEMBUS<='1';DRBUS<='0';DRLOAD<='1';

          END IF;

          WHEN COM1=>STATE<=FETCH1;PCBUS<='1';MEMBUS<='0';DRBUS<='0';ARLOAD<='1';

          WHEN JREL1=>STATE<=FETCH1;PCBUS<='1';DRBUS<='0';ARLOAD<='1';MEMBUS<='0';

          WHEN OR2=>STATE<=FETCH1;PCBUS<='1';MEMBUS<='0';DRBUS<='0';ARLOAD<='1';

          WHEN SUB2=>STATE<=FETCH1;PCBUS<='1';MEMBUS<='0';DRBUS<='0';ARLOAD<='1';

          WHEN OR1=>STATE<=OR2;ACLOAD<='1';PCBUS<='0';MEMBUS<='0';DRBUS<='1';ALUSEL1<='1';ALUSEL2<='0';

          WHEN SUB1=>STATE<=SUB2;ACLOAD<='1';PCBUS<='0';MEMBUS<='0';DRBUS<='1';ALUSEL1<='0';ALUSEL2<='1';

          WHEN OTHERS=>STATE<=FETCH1;

          END CASE;

          END IF;

          END PROCESS;

          END ARCHITECTURE CONTROSTR;

          本文到此結(jié)束,希望對大家有所幫助。

          免責(zé)聲明:本文由用戶上傳,如有侵權(quán)請聯(lián)系刪除!

          猜你喜歡

          最新文章